

FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6





FIG. 7






FIG. 9




FIG. 10




FIG. 11




FIG. 12

The diagram shows a hand-drawn schematic of a 2-to-1 multiplexer circuit. At the top, a horizontal line represents the V_{DD} supply. Two resistors, labeled 1327 and 1329, are connected in series from V_{DD} to the inputs of a central logic block. The left input of the logic block is labeled Q and the right input is labeled \bar{Q} . The logic block has two inputs on the left and right sides, both labeled $DATA$. The output of the logic block is labeled 1331 . Below the logic block, a control signal labeled $CONTROL$ is connected to a transistor labeled 1332. The transistor 1332 is connected to the output of the logic block and to ground. The output of the logic block is also labeled 1330 .

FIG. 13




FIG. 14




FIG. 15




FIG. 16




FIG. 17




FIG. 18